Abstract-This paper focuses on our latest progress in n-i-p thinmicromorph solar-cell fabrication using textured back reflectors and asymmetric intermediate reflectors, both deposited by lowpressure chemical vapor deposition of zinc oxide. We then present microcrystalline bottom cells with high crystallinity, which yield excellent long wavelength response for relatively thin absorber thickness. In a 1.5-μm-thick μc-Si:H single-junction n-i-p solar cell, we thus obtain a short-circuit current density of 25.9 mA·cm −2 , resulting in an initial cell efficiency of 9.1%. Subsequently, the roughness of the intermediate reflector layer is adapted for the growth of high-performance amorphous silicon (a-Si:H) top cells. Combining bottom cells with high current, an optimal intermediate reflector morphology and a 0.22-μm-thick a-Si:H top cell, we reach high initial open-circuit voltages of 1.45 V, and we obtain a stabilized cell with an efficiency of 11.1%, which is our best stable efficiency for n-i-p solar cells.
I. INTRODUCTION

C
OST-EFFECTIVE high-efficiency thin micromorph solar cells require low-cost substrates and excellent light trapping in both subcells. In the p-i-n configuration, 10.9% initial efficiency was demonstrated with 2-μm-thick single-junction μc-Si:H cells [1] , [2] , which were deposited on glass substrates coated with our in-house developed low-pressure chemical vapor deposition zinc oxide (LP-CVD ZnO) [3] . In the n-i-p configuration-which permits deposition of cells on flexible and opaque substrates-1.8-μm μc-Si:H cells deposited on chemical texture etched ZnO:Al on glass substrates with a high-short-circuit current density of 28 mA·cm −2 were recently fabricated [4] . High J sc values were also obtained with cells deposited on aluminum foil with quasi-periodic texture [5] or flexible back electrodes of silver deposited at elevated temperature (HotAg) on stainless steel [6] . While HotAg layers exhibit good light trapping, they are deposited at temperatures beyond 200
• C, which are already above the glass transition of cost-effective plastics such as polyethylene naphthalate (PEN). This limitation has been recently overcome by nanomimprinting into the plastic substrate and subsequent covering with silver, as reported by Söderström et al. [7] . Although the authors obtained J sc above 25 mA·cm −2 on their embossed 2-D grating, the lighttrapping properties of this substrate were relatively moderate since a μc-Si:H absorber layer thickness of up to about 2.5 μm was required. Moreover, such thick μc-Si:H absorber layers are not optimal for efficient charge collection on textured substrate, leading to the degradation of both open-circuit voltage V oc and fill factor (FF) [7] , [8] . Recently, Escarré et al. demonstrated ultraviolet imprinting of LP-CVD ZnO back electrodes [9] with high fidelity, opening a route to flexible low-cost substrates with improved light trapping. In n-i-p micromorph devices, an intermediate reflector layer (IRL) consisting of n-doped silicon oxide and replacing the n-layer in the tunnel junction has been successfully introduced since it reduces parasitic absorption in the junction. It thus leads to a significant gain in the top cell current without losing in total current [10] . Nevertheless in our case, the n-doped silicon oxide IRL inserted between the p-layer of the bottom cell and the n-layer of the top cell leads to a reduction of the total current in our micromorph devices. The latter are often limited by the top cell current since the quasi-flat amorphous silicon (a-Si:H)/IRL interface only reflects light but does not adequately scatter it. Better light scattering was achieved with the introduction of an IRL made from LP-CVD ZnO reported by Söderström et al. [11] . Since the growth of the ZnO introduces a suitable light-trapping texture for the top cell, regardless of the underlying morphology of the bottom cell, this concept is called an asymmetric intermediate reflector (AIR). However, the higher conductivity of this AIR compared with IRLs based on silicon oxide was reported to decrease the FF and V oc since it permits current leakage through the eventual shunts in the device [12] . Electrical properties of p-i-n micromorph cells with LP-CVD ZnO IRLs were improved by Bugnon et al. by increasing the in-plane resistivity of the IRL, which partially quenches current leakage paths [12] .
In this contribution, we demonstrate thin μc-Si:H singlejunction cells with high crystallinity which exhibit high J sc values and are compatible with bottom cell application in micromorph devices. Then, we determine an appropriate AIR roughness for the growth of high-performance a-Si:H top cells, and we discuss the influence of the AIR on our micromorph cells. Finally, we combine these developments into micromorph devices with initial efficiencies up to 12.4%. Fig. 1 shows the micromorph device fabrication steps. We used LP-CVD for the deposition of 5-μm-thick ZnO films on glass. The surface of the ZnO films is subjected to a plasma treatment of 45 min (Z5-45 substrate). Then, we deposited microcrystalline cells with high crystallinity (R c > 67%) in n-i-p sequence. Subsequently, ZnO electrodes were grown by LP-CVD. For single junction cells, we used 2-μm-thick films (Z2) as front contact. For tandem cells, we used 1.1-μm-thick films as AIR. The AIRs of two identical samples were then subjected to a standard plasma treatment of 30 and 60 min (AIR 2 and 3, respectively), which has been demonstrated to change the V -shape morphology of the AIR into an U -shape morphology [13] . After the treatment, the tandem cells were completed in a co-deposition with 0.22-μm-thick amorphous top cells and Z2 front contacts. Single-junction amorphous cells were tested on two different back electrodes deposited on glass. The first type consists of sputtered silver deposited at an elevated temperature around 150
II. EXPERIMENTAL DETAILS
• C, subsequently covered by 60 nm of sputtered ZnO (denoted by Ag150). The second type consists of 2-μm-thick LP-CVD ZnO, plasma treated for 0, 4, and 10 min (denoted by Z2-0, Z2-4 and Z2-10, respectively), which changes the surface morphology with the same mechanism than the plasma treatment used for AIRs. For clarity, the parameters and uses of the different LP-CVD ZnO layers are presented in Table I .
Finally, on each substrate, 16 cells of 0.25 cm 2 were patterned by liftoff lithography and plasma dry etching. For the cell characterization, we measured current-voltage (I-V) characteristics under a simulated AM1.5 g spectrum (WACOM WXS-220 S-L2, AM1.5GMM), and we determined the external quantum efficiency (EQE). The V oc and the FF were calculated from the I-V measurement, while J sc was calculated from the EQE. The stabilized efficiencies are measured after degradation of 1000 h at 50
• C under AM1.5 g illumination. The Raman crystallinity R c was measured from the p-side of the cells using an Ar+ laser with 514-nm excitation wavelength. For the optical analysis of the AIR layer, reference films of 1.1-μm thickness were deposited on glass substrate. Plasma treatments for 15, 30, and 60 min are denoted by AIR1, AIR2, and AIR3, respectively. The surface roughness of the substrates and the AIRs was determined by AFM measurements.
III. RESULTS AND DISCUSSION
A. Bottom Cell I-Layer Thickness Series with High R c for High-Current Matching in Micromorph Devices
Our design goal for high-efficiency tandem cells with IR is to reach a minimal matched current density of 12.5 mA·cm −2 , as proposed by Guha et al. [14] . The bottom cells are therefore required to deliver at least twice this value, i.e., 25 mA·cm −2 . In this subsection, we discuss the dependence of the current density on i-layer thickness in μc-Si:H cells. We use Z5-45 substrates since they combine high light trapping with satisfactory V oc and FF values. Moreover, we concentrate on i-layers with high R c because we prefer the bottom cell to be thin but, nevertheless, to absorb a sufficient amount of IR light. Fig. 2 shows the influence of the i-layer thickness on the photocurrent of single-junction μc-Si:H n-i-p solar cells. In order to illustrate the light-trapping potential, the points on the graph represent the J sc value measured at -1 V applied bias J sc−1V , using the best cell of each experiment. In the studied range of i-layer thicknesses, we observe a linear increase of J sc−1V from 21.7 to 26.2 mA·cm −2 (solid line). The parameters V oc , J sc , FF, and efficiency of three representative cells A, B, and C are listed in Table II . The i-layer thickness of these cells are 0.7, 1.0, and 1.5 μm, respectively, and the highest initial efficiency of this series of microcrystalline single-junction cells is obtained for cell C, which reaches 9.14%. We note that thicknesses of approximately 1.4 μm are required to reach the design goal of 25 mA·cm −2 (dashed lines in Fig. 2 ). In order to evaluate the suitability of such single-junction cells for tandem cells, Table II includes the quantity J sc−600−1100 , which represents the current density in the 600-1100-nm range. J sc values are in mA·cm −2 . The gain in J sc by increasing the thickness of the absorber layer occurs mainly between 600 and 1100 nm. The rest of the gain for cell C compared with cell A is explained by the better response in the blue part of the spectrum, suggesting that the p-layer is thicker for the cell A.
Despite the high crystallinity, we obtain satisfactory V oc and FF values which we attribute to the use of doped layers of silicon oxide, which were reported to quench current leakage through the device [15] , [16] , as well as hydrogen dilution profiling, which was reported to improve cell performances [17] .
B. Influence of the Substrate Roughness on the a-Si:H Top-Cell Performance
In order to assess the performance of the amorphous top cells, we deposited 220-nm-thick a-Si:H cells on substrates with different roughnesses σ rms . Fig. 3 shows the V oc and FF of the five best cells deposited on Ag150 and Z2-like substrates. We note that the V oc remains above 0.93 V for relatively lowsubstrate roughness, i.e., Ag150 and Z2-10 substrates. However, the V oc decreases drastically to 0.88 V when cells are deposited on Z2-4, and continues to drop below 0.79 V for the roughest Z2-0 substrates. The FF decreases linearly with the roughness with values as low as 0.60 for Z2-0, where the I-V curve of this cell indicates the presence of shunt paths through the device.
In this experiment, the gain in J sc (not shown here) with the substrate roughness does not compensate the decrease of both FF and V oc , leading to lower efficiencies. The high V oc values above 0.93 V obtained on Ag150 and Z2-10 substrates are ascribed to the use of a silicon oxide p-layer that was reported to improve the i/p interface, enhancing the V oc [18] . These results show that the a-Si:H cell performance is very sensitive to the substrate roughness. For plasma-etched U-shaped LP-CVD ZnO substrates, we conclude that their roughness should be below 57 nm because this roughness value is already detrimental for the electrical performances of the a-Si:H cells.
C. Optimization of the AIR Roughness
We studied optical and morphological properties of the AIR reference layers deposited on glass substrate. The AFM images in Fig. 4 illustrate the change of the surface morphology from V to U shape with the plasma-treatment duration. The surface roughness is reduced from 60 (AIR 1) to 35 nm (AIR3). At the same time, the haze in transmission is reduced from 0.27 to 0.15 (evaluated at 600 nm).
Based on the results discussed in the previous section, roughness data indicate that the AIR 1 morphology appears to be too rough for the growth of a-Si:H top cells, while both AIRs 2 and 3 are promising candidates for the integration into micromorph devices. 
D. Introduction of AIRs 2 and 3 in Micromorph Devices With High Stabilized Efficiencies
In this section, we discuss two types of micromorph devices incorporating Z5-45 back reflectors, 1.5-μm-thick bottom cells (type C shown in Table II ), AIR layers of types 2 and 3, 0.22-μm-thick amorphous top cells, and, finally, Z2 front contacts. As illustrated in Fig. 1 , all steps except the AIR are carried out by codeposition. Fig. 5 shows the electrical parameters of micromorph devices with AIRs 2 (left panel) and 3 (right panel). The box charts denote averages over 10 cells for the V oc and FF and averages of the five best cells for J sc and the efficiency. Fig. 5 shows that the efficiencies of the two devices are similar in the initial state. Both devices are top cell limited, but a larger limiting current is observed on AIR 2 due to its increased roughness, which yields a higher top cell current. At the same time, AIR 2 yields lower V oc and FF compared with AIR 3.
In the degraded state, median V oc and FF of the two cell types become comparable. The degradation of the top-cell J sc is similar, leading to higher stabilized efficiencies for AIR 2 due to its larger starting value. Fig. 6 illustrates that the gain with AIR 2 occurs mainly from 550 to 700 nm. The electrical parameters of the best cells are summarized in Table III ; our best stabilized cell achieves an efficiency of 11.1% after a relative degradation of only 10%.
We consider the values of the best micromorph devices shown in Table III as references for the discussion on the performances of the devices in both initial and degraded states. The higher initial FF value of the device with AIR 3 can be explained by the higher current mismatching of 1.6 mA·cm −2 between subcells compared with the cell with AIR 2. We can ascribe the difference in initial V oc of 20 mV to the AIR roughness which decreases the V oc of the a-Si:H top cell as demonstrated in subsection A. The lower degradation of the FF in the device with AIR 2 can be attributed to the fact that the cell is mismatched in the stabilized state, whereas it is not the case in the initial state, as indicated by the J sc values.
A SEM cross section of our currently the best stabilized n-i-p micromorph solar cell with AIR 2 is presented in Fig. 7 . The excellent V oc values of both devices before and after degradation can be explained to some extent by the stacking of the layers. Indeed, the AIR layer that grows perpendicularly to the bottomcell surface inhibits pinched areas (see the red circles in Fig. 7) , where structural defects ("cracks") are likely to form, reducing the V oc of the cell that grows above. Thus, we conclude that the a Si:H top cell deposited after the AIR is less affected by the cracks, leading to higher V oc values.
IV. CONCLUSION
We demonstrated stabilized efficiencies of 11.1% using less than 2 μm of silicon via the fabrication of micromorph cells with a LP-CVD ZnO AIR. High V oc values of 1.45 V are achieved by developing silicon oxide doped layer for both subcells and optimizing the plasma-etched AIR morphology, which provides the desired texture for high performance top cells. The high R c μc-Si:H cells developed in this contribution offer high J sc values in the bottom cell while keeping relatively thin micromorph devices. The stabilized efficiency of these devices could be further increased by thickening moderately the top cell regarding its degradation since our micromorph devices are top-limited at this stage. Furthermore, FF values can be improved by introducing innovative substrates, which favor a better growth of the bottom cell while maintaining efficient light trapping.
